

Originator: ASIC/ Steven Ye

REVISION RECORD

Rev.	Date	Change Description
Α	03/19/2019	Preliminary Version
В	04/01/2019	 Add Register block definition Change the linearity condition Change top and bottom view pad name Delete the RNG<1:0> definition Delete the TS block definition and TS referred register output Change the DRDY clear condition Delete the NVM_DRY and OTP_LOAD_DONE register definition Adjust the ODR setting, only keep 200Hz/100Hz Change resolution value



Rev: B



Rev: B

CONTENTS

CO	NTENTS		3
1	INTERN	IAL SCHEMATIC DIAGRAM	4
	1.1	Internal Schematic Diagram	4
2	SPECIFI	CATIONS AND I/O CHARACTERISTICS	
	2.1	Product Specifications	
	2.2	Absolute Maximum Ratings	5
	2.3	I/O Characteristics	5
3	PACKA	GE PIN CONFIGURATIONS	6
	3.1	Package 3-D View	
	3.2	Package Outlines	6
4	EXTERN	NAL CONNECTION	8
	4.1	Recommended external connection	8
	4.3	Mounting Considerations	8
	4.4	Layout Considerations	8
5	BASIC I	DEVICE OPERATION	
	5.1	Anisotropic Magneto-Resistive Sensors	
	5.2	Power Management	
	5.3	Power On/Off Time	
	5.4	Communication Bus Interface I ² C and Its Addresses	10
	5.5	Internal Clock	
6	MODES	OF OPERATION	
	6.1	Modes Transition	
	6.2	Description of Modes	
7	Applicat	ion Examples	
	7.1	Continuous Mode Setup Example	
	7.2	Measurement Example	
	7.3	Standby Example	
	7.4	Soft Reset Example	
8		MUNICATION PROTOCOL	
	8.1	I ² C Timings	
	8.2	I ² C R/W Operation	
9		ERS	
	9.1	Register Map	
	9.2	Register Definition	14



Rev: B

1 **INTERNAL SCHEMATIC DIAGRAM**

1.1 **Internal Schematic Diagram**




Figure 1. Block Diagram

Table 1. Block Function

Block	Function
AMR Bridge	3-axis magnetic sensor
MUX	Multiplexer for sensor channels
PGA	Programmable gain amplifier for sensor signals
ADC	Analog-to-Digital converter
Signal Conditioning	Digital blocks for magnetic signal calibration and compensations
I ² C	Interface logic data I/O
NVM	Non-volatile memory
Register	Internal register
Self-Test Driver	Internal driver to generate self-test stimulus
SET/RST Driver	Internal driver to initialize magnetic sensor
Reference	Voltage/current reference for internal biasing
Clock Gen.	Internal oscillator for internal operation
POR	Power on reset



Document #: 13-52-15

13-52-15 **Title:** QMC6308 Preliminary Datasheet

Rev: B

2 SPECIFICATIONS AND I/O CHARACTERISTICS

2.1 Product Specifications

Table 2. Specifications (Tested and specified at 25°C except stated otherwise.)

Parameter	Conditions	Conditions			Max	Unit
Supply Voltage	VDD	1.65	Тур	1.95	V	
Standby Current	Total Current on VLOGIC	Total Current on VDD and VLOGIC				Н
Low power consumption	10 Measuremen	ts/second		30		uA
Max output Data Rate of	OSR2 setting	OSR2=010		200		Hz
Continuous Mode	OSINZ Setting	OSR2= 011		100		Hz
Sensor Field Range	Full Scale	Full Scale			+30	Gauss
Sensitivity [1]	Field Range = ±		1000		LSB/G	
Linearity	Field Range = ± Happlied=15G		0.5		%FS	
Hysteresis	All Ranges			0.3		%FS
Offset				±10		mG
Sensitivity Tempco	Ta = -40°C~85°	С		±0.05		%/°C
Digital Resolution				1.0		mGauss
Field Resolution	Standard deviation	X/Y axis		2		- mGauss
Tield Resolution	OSR2=011	Z axis		3		moauss
X-Y-Z Orthogonality	Sensitivity Directions			90±1		Degree
Operating Temperature			-40		85	°C
ESD	HB Model		2000			
	CDM		500			v

Note [1]: Sensitivity is calibrated at zero field, it is slightly decreased at high fields.

2.2 Absolute Maximum Ratings

Table 3. Absolute Maximum Ratings (Tested at 25°C except stated otherwise.)

Parameter	MIN.	MAX.	Units
VDD	-0.3	2.0	V
Storage Temperature	-40	125	°C
Exposed to Magnetic Field (all directions)		50000	Gauss
Reflow Classification	MSL 1, 260 C F	Peak Temperature	l.


2.3 I/O Characteristics

Table 4. I/O Characteristics

Parameter	Symbol	Pin	Condition	Min.	TYP.	Max.	Unit
Voltage Input	V _{IH} 1	SDA, SCL		1.0		1.8	V
High Level 1							

The information contained herein is the exclusive property of QST, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of QST.

5 / 16



Voltage Input Low Level 1	V _I ∟1	SDA, SCL		-0.3	0.45	V
Voltage Output High Level	V _{OH}	SDA	Output Current 8mA	1.2		V
Voltage Output Low Level	Vol	SDA	Output Current 877 H(INT)		0.3	V
			Output Current 8t H (SDA)			

3 PACKAGE PIN CONFIGURATIONS

3.1 Package 3-D View

Arrow indicates direction of magnetic field that generates a positive output reading in normal measurement configuration.




Figure 2. Package 3-D View




Figure 3. Package

Table 5. Pin Configurations

PIN No.	PIN NAME	I/O	TYPE	Function
A1	VSS		Power	Ground
A2	SCL	I	CMOS	I2C clock
B1	VDD		Power	Supply Voltage
B2	SDA	I/O	CMOS	I2C data

3.2 Package Outlines

3.2.1 Package Type WLCSP

The information contained herein is the exclusive property of QST, and shall not be distributed,
reproduced, or disclosed in whole or in part without prior written permission of QST.




Document #:

13-52-15 **Title:** QMC6308 Preliminary Datasheet

Rev: B

3.2.2 Package Size:

0.8mm (Length)*0.8mm (Width)*0.5mm (Height)



3.2.3 Marking:

Tracking code:




Figure 5. Chip Marking

Rev: B

EXTERNAL CONNECTION 4

Recommended external connection 4.1




Figure 6. External Connection

4.3 **Mounting Considerations**

The following is the recommend printed circuit board (PCB) footprint for the QMC6308. Due to the fine pitch of the pads, the footprint should be properly centered in the PCB.




Figure 7. QMC6308 PCB footprint

4.4 **Layout Considerations**

Besides keeping all components that may contain ferrous materials (nickel, etc.) away from the sensor on both sides of the PCB, it is also recommended that there is no conducting copper line under/near the sensor in any of the PCB layers.

4.4.1 **Solder Paste**

A 4 mil stencil and 100% paste coverage is recommended for the electrical contact pads.

4.4.2 **Reflow Assembly**

This device is classified as MSL 1 with 260 C peak reflow temperature. Reference IPC/JEDEC standard J-STD-



Rev: B

033 for additional information.

No special reflow profile is required for QMC6308, which is compatible with lead eutectic and lead-free solder paste reflow profiles. QST recommends adopting zvsklywhzl thu rh yzn pklspulz50huk zvsklypun pz uv recommended.

4.4.3 **External Capacitors**

The external capacitors C1 should be ceramic type with low ESR characteristics. The exact ESR value is not critical, but values less than 200 milli-ohms are recommended. Reservoir capacitor C1 is nominally 4.7 µF in capacitance. Low ESR characteristics may not be in many small SMT ceramic capacitors (0402), so be prepared to up-size the capacitors(0201) to gain low ESR characteristics.

5 **BASIC DEVICE OPERATION**

5.1 **Anisotropic Magneto-Resistive Sensors**

The QMC6308 magneto-resistive sensor circuit consists of tri-axial sensors and application specific support circuits to measure magnetic fields. With a DC power supply is applied to the sensor two terminals, the sensor

9/16



Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
POR	PORT	Time Period After VDD at			200	uS
Completion		Operating Voltage to Ready				
Time		for I ² C Commend and				
		Analogy Measurement.				
Power off	SDV	Voltage that Device Considers			0.2	V
Voltage		to be Power Down.				
Power on	PINT	Time Period Required for	100			uS
Interval		Voltage Lower Than SDV to				
		Enable Next POR				




Figure 8. Power On/Off Timing

5.4 Communication Bus Interface I²C and Its Addresses

This device will be connected to a serial interface bus as a slave device under the control of a master device, such as the processor. Control of this device is carried out via I2C.

This device is compliant with I2C Bus Specification. As an I2C compatible device, this device has a 7-bit serial address and supports I²C protocols. This device supports standard and fast speed modes, 100kHz and 400kHz, respectively. External pull-up resistors are required to support all these modes.

There are only one I²C address available. The default value is 2CH.

If more I²C address options are required, please contact factory.

5.5 **Internal Clock**

The device has an internal clock for internal digital logic functions and timing management. This clock is not available to external usage.

MODES OF OPERATION 6

6.1 **Modes Transition**



Rev: B

The device has three different modes, controlled by register (0x0A), mode bits Mode<1:0>. The main purpose of these modes is for power management . The modes can be transited from one to another, as shown below, through I²C commands of changing mode bits. The default mode is Suspend Mode.




Figure 9. Modes Transition

Description of Modes 6.2

6.2.1 **Continuous Mode**

During the Continuous mode (MODE bits



Rev: B

Application Examples 7

7.1 **Continuous Mode Setup Example**

Write Register 0BH by 0x00 (Define Set/Reset mode, with Set/Reset On) Write Register 0AH by 0x63 (Define OSR2=011, set continuous mode)

7.2 **Measurement Example**

Check status register 09H[0], /1/means ready. Read data register 01H ~ 06H.

7.3 **Suspend Mode Example**

Write Register 0AH by 0x00

7.4 **Soft Reset Example**

Write Register 0BH by 0x80

8 I²C COMMUNICATION PROTOCOL

8.1 I²C Timings

Below table and graph describe the I²C communication protocol times

Table 8. I²C Timings

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
SCL Clock	f_{scl}		0		400	kHz
SCL Low Period	t _{low}		1			Z
SCL High Period	t _{high}		1			Z
SDA Setup Time	t _{sudat}		0.1			Z
SDA Hold Time	thddat		0		0.9	Z
Start Hold Time	t _{hdsta}		0.6			Z
Start Setup Time	t _{susta}		0.6			Z
Stop Setup Time	t _{susto}		0.6			Z
New Transmission Time	t _{buf}		1.3			Z
Rise Time	t _r					Z
Fall Time	t _f					S




Figure 10. I²C Timing Diagram



Rev: B

13 / 16

I²C R/W Operation 8.2

8.2.1 **Abbreviation**

Table 9. Abbreviation

SACK	Acknowledged by slave		
MACK	Acknowledged by master		
NACK	Not acknowledged by master		
RW	Read/Write		

Start/Stop/Ack 8.2.2

START: Data transmission begins with a high to transition on SDA while SCL is held high. Once I2C transmission starts, the bus is considered busy.

STOP: STOP condition is a low to high transition on SDA line while SCL is held high.

ACK: Each byte of data transferred must be acknowledged. The transmitter must release the SDA line during the acknowledge pulse while the receiver must then pull the SDA line low so that it remains stable low during the high period of the acknowledge clock cycle.

NACK: Pholy I plykvlzu w sodown the SDA




Rev: B



Rev: B

ORDERING INFORMATION

Ordering Number	Temperature Range	Package	Packaging
QMC6308-TR	-40°C ~ 85°C	WLCSP	Tape and Reel: 5k pieces/reel



FIND OUT MORE

For more information on QST z Thnul ic Sensors contact us at 86-21-69517300.

The application circuits herein constitute typical usage and interface of QST product. QST does not provide warranty or assume liability of customer-designed circuits derived from this description or depiction.

QST reserves the right to make changes to improve reliability, function or design. QST does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.

U.S. Patents 4,441,072, 4,533,872, 4,569,742, 4,681,812, 4,847,584 and 6,529,114 apply to the technology described.

China Patents 201210563667.3, 201210563956.3, 201210563952.5, 201210563687.0, 201310403912.9, 201410027189.3, 201410027240.0, 201410027085.2 and 201410085278.3 apply to the technology described.